



High-level Architecture of an IPSec-dedicated System on Chip

Alberto Ferrante

ALaRI,

University of Lugano

E-mail: ferrante@alari.ch

Vincenzo Piuri

DTI,

University of Milano

E-mail: piuri@dti.unimi.it

Outline

IPSec and IPSec Accelerators

Architecture of the Accelerator

Conclusions and Future Work

- IPSec and IPSec Accelerators
- Architecture of the Accelerator
- Conclusions and Future Work

- ✓ Is a suite of protocols
 - ✗ adding security at IP (network) level;
- ✓ makes extensive use of cryptographic functions:
 - ✗ it is resource consuming.

AH, ESP

IPSec and IPSec
Accelerators

IPSec

AH, ESP

Databases

Security

Associations

Main IPSec

Processing Steps

IPSec Accelerators

Architecture of the
Accelerator

Conclusions and
Future Work

- ✓ IPSec is mainly composed of two protocols:
 - ✗ Authentication Header (AH);
 - ✗ Encapsulating Security Payload (ESP);
- ✓ both protocols can be used in:
 - ✗ transport mode;
 - ✗ tunnel mode.

IPSec and IPSec
Accelerators

IPSec

AH, ESP

Databases

Security

Associations

Main IPSec

Processing Steps

IPSec Accelerators

Architecture of the
Accelerator

Conclusions and
Future Work

- ✓ IPSec uses two databases:
 - ✗ the Security Policy Database (SPD);
 - ✗ the Security Association Database (SAD):
 - ✓ the records are the Security Associations (SAs).

Security Associations

IPSec and IPSec
Accelerators

IPSec

AH, ESP

Databases

Security
Associations

Main IPSec

Processing Steps


IPSec Accelerators

Architecture of the
Accelerator

Conclusions and
Future Work

- ✓ Each SA contains:
 - ✗ protocol/algorithms settings;
 - ✗ keys for cryptographic algorithms;
- ✓ SAs are mono-directional:
 - ✗ two SAs need to be created for normal bidirectional communications.

Main IPSec Processing Steps



IPSec Accelerators

IPSec and IPSec Accelerators

IPSec

AH, ESP

Databases

Security

Associations

Main IPSec


Processing Steps

IPSec Accelerators

Architecture of the Accelerator

Conclusions and Future Work

- ✓ Required to support high throughput on secure gateways;
- ✓ *flow-through* processors:




[1]

- [1] “Hifn Intelligent Packet Processing III (HIPP III),” Hifn, http://www.hifn.com/technology/HIPP_III.html

The SoC Architecture

- ✓ Two parts:
 - ✗ I/O;
 - ✗ processing;
- ✓ shared memory data communication
- ✓ fast non-shared buses for memory load store;
- ✓ shared control bus.



The I/O Managers

- IPSec and IPSec Accelerators
- Architecture of the Accelerator
- The SoC Architecture
- The I/O Managers**
- The DB Managers
- The Memory
- SoC Behavior for Inbound non-IPSec Packets
- Performance
- Extending the Processing Capabilities
- Conclusions and Future Work

- ✓ Recognize and multicast packet headers to the DB managers (local I/O bus);
- ✓ transfer incoming packets to the memory;
- ✓ transfer outgoing packets from the memory;
- ✓ manage fragmentation.

The DB Managers

IPSec and IPSec Accelerators

Architecture of the Accelerator

The SoC

Architecture

The I/O Managers

The DB Managers

The Memory

SoC Behavior for Inbound non-IPSec Packets

Performance
Extending the Processing Capabilities

Conclusions and Future Work

- ✓ Query the IPSec DBs:
 - ✗ requests multicasted by the I/O Managers;
 - ✗ units autonomously decide if they should process a request or not:
 - ✓ one of the units processes the request;
- ✓ generate commands for the operational units.

The Memory

IPSec and IPSec Accelerators

Architecture of the Accelerator

The SoC

Architecture

The I/O Managers

The DB Managers

The Memory


SoC Behavior for Inbound non-IPSec Packets

Performance Extending the Processing Capabilities

Conclusions and Future Work

- ✓ Its efficiency is fundamental;
- ✓ 4 read/write ports;
- ✓ read/write requests are decoupled from memory reads/writes:
 - ✗ prefetching and buffering on the memory interface.

SoC Behavior for Inbound non-IPSec Packets



Performance

IPSec and IPSec
Accelerators

Architecture of the
Accelerator

The SoC

Architecture

The I/O Managers

The DB Managers

The Memory

SoC Behavior for
Inbound non-IPSec
Packets

Performance

Extending the
Processing
Capabilities

Conclusions and
Future Work

- ✓ The speed is limited by the one of the memory:
 - ✗ memory bandwidth must be 4 times the network one.

Extending the Processing Capabilities

IPSec and IPSec
Accelerators

Architecture of the
Accelerator

The SoC

Architecture

The I/O Managers

The DB Managers

The Memory

SoC Behavior for
Inbound non-IPSec
Packets

Performance

Extending the
Processing
Capabilities

Conclusions and
Future Work

- ✓ We can use multiple processors to increase bandwidth;
- ✓ load balancer to distribute traffic:
 - ✗ use a distributed shared-memory for SAD;
 - ✗ use a centralized memory for SPD;
 - ✗ parallel processing of packets belonging to the same SA is not possible.

Conclusions

- IPSec and IPSec Accelerators
- Architecture of the Accelerator
- Conclusions and Future Work
- Conclusions**
- Future Work

We designed a SoC:

- ✓ completely implementing IPSec;
- ✓ efficient.

Future Work

- ✓ Simulate the architecture;
- ✓ tune the architecture;
- ✓ tune the architectural parameters.

- IPSec and IPSec Accelerators
- Architecture of the Accelerator
- Conclusions and Future Work
- Conclusions
- Future Work**