| List publications: | by year | by research area | by keywords | by document type | by author |
|
|
||||
|
|
|
|
|
/ by ID / CaDeMeTuSt12.VLSI
Total: 1
Emanuele Cannella,
Onur Derin,
Paolo Meloni,
Giuseppe Tuveri,
and Todor Stefanov,
"Adaptivity Support for MPSoCs based on Process Migration in Polyhedral Process Networks".
VLSI Design,
2012
(Article ID 987209):
15 pages,
February
2012
.
| Abstract | System adaptivity is becoming an important feature of modern embedded multiprocessor systems. To achieve the goal of system adaptivity when executing Polyhedral Process Networks (PPNs) on a generic tiled Network-on-Chip (NoC) MPSoC platform, we propose an approach to enable the run-time migration of processes among the available platform resources. In our approach, process migration is allowed by a middleware layer which comprises two main components. The first component concerns the inter-tile data communication between processes. We develop and evaluate a number of different communication approaches which implement the semantics of the PPN model of computation on a generic NoC platform. The presented communication approaches do not depend on the mapping of processes, and have been implemented on a Network-on-Chip multiprocessor platform prototyped on an FPGA. Their comparison in terms of the introduced overhead is presented in two case studies with different communication characteristics. The second middleware component allows the actual run-time migration of PPN processes. To this end, we propose and evaluate a process migration mechanism which leverages the PPN model of computation to guarantee a predictable and efficient migration procedure. The efficiency and applicability of the proposed migration mechanism is shown in a real-life case study. |
| Keywords | system adaptivity, polyhedral process networks (PPN), process migration, middleware, networks-on-chip (NoC) |
| Research area | Fault tolerance |
| Document |  permanent link
BibTeX
DOI
full text |
| Share |
 on a generic tiled Network-on-Chip (NoC) MPSoC platform, we propose an approach to enable the run-time migration of processes among the available platform resources. In our approach, process migration is allowed by a middleware layer which comprises two main components. The first component concerns the inter-tile data communication between processes. We develop and evaluate a number of different communication approaches which implement the semantics of the PPN model of computation on a generic NoC platform. The presented communication approaches do not depend on the mapping of processes, and have been implemented on a Network-on-Chip multiprocessor platform prototyped on an FPGA. Their comparison in terms of the introduced overhead is presented in two case studies with different communication characteristics. The second middleware component allows the actual run-time migration of PPN processes. To this end, we propose and evaluate a process migration mechanism which leverages the PPN model of computation to guarantee a predictable and efficient migration procedure. The efficiency and applicability of the proposed migration mechanism is shown in a real-life case study.&p[images][0]=http://people.alari.ch/derino/apps/bebop/img/bebop-logo_w100.png "Facebook"){kind=logo}
Use this URL to link to this page:
http://people.alari.ch/derino/apps/bebop/?action=showcategory&by=ID&pub=CaDeMeTuSt12.VLSI
http://people.alari.ch/derino/apps/bebop/?action=showcategory&by=ID&pub=CaDeMeTuSt12.VLSI